Co-optimized hardware/NN architecture for ASR/MT - V1

Summary
First report on the co-optimized hardware/NN architecture for ASR/MT