Design of a Karatsuba Multiplier to Accelerate Digital Signature Schemes on Embedded Systems

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: Pablo Navarro-Torrero, Eros Camacho-Ruiz, Macarena C. Martínez-Rodríguez, Piedad Brox

Journal title: IEEE Nordic Circuits and Systems Conference (NorCAS) 2024

Journal publisher: IEEE

Published year: 2024

DOI identifier: 10.1109/norcas64408.2024.10752484