Summary
Definition of high level SoC architecture and interfaces for accelerators, to be aligned with WP2/3.
More information & hyperlinks